SKU/Artículo: AMZ-B01N26HT16
TLB Consistency on Highly-Parallel Shared-Memory Multiprocessors. Ulrtracomputer Note #129. October, 1987
Format:
Paperback
Detalles del producto
Disponibilidad:
En stock
En stock
Peso con empaque:
0.15 kg
0.15 kg
Devolución:
Sí
Sí
Condición
Nuevo
Nuevo
Producto de:
Amazon
Amazon
Viaja desde
USA
USA
Sobre este producto
- TLB Consistency on Highly-Parallel Shared-Memory Multiprocessors by Patricia J. Teller (Ultracomputer Note #129, 1987) is a foundational resource for computer scientists, engineers, and researchers in the field of multiprocessor systems. Published by the Ultracomputer Research Laboratory at the Courant Institute of Mathematical Sciences, this work delves into the complexities of maintaining TLB (Translation Lookaside Buffer) consistency in highly-parallel shared-memory multiprocessors (HPSMMs). Written in 1987, this text addresses the technical challenges of cache coherence, page-fault handling, and address translation in systems with potentially hundreds of processing elements (PEs), offering innovative solutions for architectures with large-scale parallelism.This book is crucial for understanding the development of efficient algorithms that maintain consistency in TLBs across multiple processors. It presents three comprehensive techniques to address the TLB consistency problem and includes detailed discussions on memory hierarchy, cache consistency, and virtual memory systems. With relevance to both theoretical frameworks and practical implementations, the insights from this research remain important for modern systems that seek to optimize performance and scalability in parallel computing environments.The book is ideal for those looking to explore advanced topics in memory management, processor coordination, and the optimization of demand-paged virtual memory systems. Its technical depth makes it an excellent resource for graduate-level studies or professionals working on multiprocessor architectures and systems engineering.Key Topics Covered:TLB Consistency in Highly-Parallel Multiprocessor SystemsEfficient Cache Coherence TechniquesPage-Fault Handling MechanismsMemory Hierarchies and Optimization in Parallel SystemsLocking Mechanisms and Readers-Writers AlgorithmsPerformance Evaluation of Memory Access in Parallel SystemsThis re-publication by Leopold Classic Library preserves the original quality of the work, ensuring it remains accessible to new generations of researchers and practitioners in computer science.
AR$33.519
49% OFF
AR$17.187
IMPORT EASILY
By purchasing this product you can deduct VAT with your RUT number
AR$33.519
49% OFF
AR$17.187
Pagá fácil y rápido con Mercado Pago o MODO
Llega en 8 a 12 días hábiles
con envío
Tienes garantía de entrega
Este producto viaja
de USA ![]()
a tus manos en
![]()
a tus manos en
Compra protegida
Disfruta de una experiencia de compra segura y confiable
Tarjetas de Crédito y Débito
Visa
Mastercard
American Express
Pagos a través de PayPal
Compra procesada en dólares con dinero en cuenta o tarjetas internacionales.
Paypal
Pagos a través de MODO
Compra procesada en pesos desde la App de tu banco.
PayPal
